

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Narain et al.	Examiner: Not yet known
Application No.: Not yet known	Art Unit: Not yet known
Filed: Herewith	Confirmation No.: Not yet known
For: Intent-Driven Functional Verification of Digital Designs	<i>express</i>

Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

I CERTIFY THAT THIS CORRESPONDENCE IS BEING FACSIMILE
TRANSMITTED TO THE USPTO OR DEPOSITED WITH THE U.S.
POSTAL SERVICE WITH SUFFICIENT POSTAGE AS FIRST CLASS MAIL IN
AN ENVELOPE ADDRESSED TO: COMMISSIONER FOR PATENTS, P.O.
BOX 1450, ALEXANDRIA, VA 22313-1450 ON THE DATE SHOWN
BELOW.

[Signature]
Signature

11/18/03
Date

INFORMATION DISCLOSURE STATEMENT
Under 37 C.F.R. 1.97(b)(3) and 1.98

Sir:

The Examiner is requested to consider the references noted on the enclosed From PTO-1449 during examination of the above-identified patent application. These references are submitted for the Examiner's consideration and are submitted pursuant to the duty of disclosure under 37 C.F.R. § 1.56. In submitting these references, no representation is made or implied that the references are or are not material to the examination of the application.

The Examiner is encouraged to make his or her own determination of materiality.

Copies of the cited documents have been previously furnished to or cited by the Office in prior Application No. 09/566,684, filed May 8, 2000. Therefore, copies of the cited documents are not included herewith.


Pursuant to 37 C.F.R. § 1.97(b)(3), no fees are due with respect to this filing.

However, should any fees be deemed necessary, such fees may be charged to Deposit Account No. 06-0029.

If the Examiner has any questions concerning the relevance of any reference cited in this disclosure, please contact the undersigned attorney.

Dated: 11/18/03

Respectfully submitted,



Michael A. DeSanctis
Registration No. 39,957
Attorney for Applicant

Customer No. 35657
FAEGRE & BENSON LLP
3200 Wells Fargo Center
1700 Lincoln Street
Denver, CO 80203-4532
Tel: (303) 607-3500
Fax: (303) 607-3600

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (Modified) PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 59165-298553	APPLN. NO. Not yet known
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			APPLICANT: NARAIN et al.	
(Use several sheets if necessary)			FILING DATE Herewith	GROUP Not yet known

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		PATENT NUMBER	ISSUE DATE	PATENTEE	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
		5,517,432	05-14-1996	Chandra et al.	364	578.1	
		5,604,895	02-18-1997	Raimi	395	500	
		5,680,332	10-21-1997	Raimi et al.	364	578	
		5,774,370	06-30-1998	Giomi	716	4	
		6,175,946	01-16-2001	Ly et al.	716	4	
		6,182,268	01-30-2001	McElvain	716	1	

FOREIGN PATENT OR PUBLISHED FOREIGN PATENT APPLICATION

		DOCUMENT NUMBER	PUBLISHED DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
		PCT/US01/14973	03-11-02	Europe				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Chang et al., "Verification of a Microprocessor Using Real World Applications," IEEE, (June 1999), pp. 181-184.
	Goldberg et al. "Combinational Verification Based on High-Level Functional Specifications," IEEE, (January 1998), pp. 1-6.
	Eijk et al., "Exploiting Functional Dependencies in Finite State Machine Verification," IEEE, (1996), pp. 9-14.
	York et al., "An Integrated Environment for HDL Verification," IEEE, (1995), pp. 9-18.
	Switzer, et al., "Functional Verification with Embedded Checkers," 3 pages.
	Switzer, et al., "Functional Verification with Embedded Checkers," 5 pages.
	"0-In Ships Industry's First White-Box Verification Tool," 0-In Design Automation, Inc.
	Chandra et al., "Architectural Verification of Processors Using Symbolic Instruction Graphs," Proceedings, IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, Massachusetts, (October 10-12, 1994).
	Keutzer, Kurt, "The Need for Formal Verification in Hardware Design and What Formal Verification Has Not Done for Me Lately," Proceedings of the 1991 International Workshop on the HOL Theorem Proving System and Its Applications, Davis, California, (August 28-30, 1991).

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Levitt, et al., "A Scalable Formal Verification Methodology for Pipelined Microprocessors," Proceedings 1996 33 rd Design Automation Conference, Las Vegas, Nevada, (1996).
	Moundanos, et al., "Abstraction Techniques for Validation Coverage Analysis and Test Generation," IEEE Transactions on Computers, Vol. 47, No. 1, (January 1998).
	Jones et al., "Self-Consistency Checking," International Conference on Formal Methods in Computer-Aided Design (PMCAD), (1996).
	Naik et al., "Modeling and Verification of a Real Life Protocol Using Symbolic Model Checking."
	Eiriksson et al., "Integrating Formal Verification Methods with a Conventional Project Design Flow," Proceedings of the 33 rd Design Automation Conference, Las Vegas, Nevada, (1996).
	Beer et al., "Methodology and System for Practical Formal Verification of Reactive Hardware," 6 th International Conference, CAV '94, (June 21-23, 1994).
	Balarin, "Formal Verification of Embedded Systems Based on CFSM Networks," Proceedings of the 33 rd Design Automation Conference, Las Vegas, Nevada, (1996).
	Ho, Chain-Min Richard, "Validation Tools for Complex Digital Designs," Department of Computer Science and the committee on Graduate Studies of Stanford University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy, (November 1996).
	Burch et al., "Automatic Verification of Pipelined Microprocessor Control," Conference on Computer-Aided Verification, (June 21-23, 1994).
	Hoskote et al., "Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors," International Conference on Computer Design: VLS in Computers & Processors, (October 2-4, 1995).
	Narain et al., "A High-Level Approach to Test Generation," (July 1993), pp. 483-492.
	Brand et al., "Incremental Synthesis," (1994), pp. 14-18.
	"Time Rover: The Formal Testing Company," (November 17, 1997), p. 1.
	"Solidification: Static Functional Verification with Solidify," (1999), pp. 1-10.
	"Solidify: Static Functional Verification for HDL Designers," (March 1999), 2 pages.
	"New Cadence Verification Product and Methodology Services Deliver Breakthrough Productivity for SOC Verification," Downloaded from http://www.cadence.com/press_box/na/pr/1999/06_07_99.html on June 1999, pp. 1-3.
	"Formalized Design," Downloaded from http://www.formalized.com/prod.html/default_productspecman.html on June 1999, p. 1.
	"Specman Elite Data Sheet," Downloaded from http://www.versity.com/html/default_productspecman.html on July 1999, pp. 1-2.
	"0-In Methodology Overview," Downloaded from http://www.0-in.com/subpages/prodtech/index.html on July 1999, pp. 1-2.
	"Design INSIGHT Formal Model Checker," Downloaded from http://www.chrysalis.com/products/FMC_datasheet.htm on July 1999, pp. 1-4.
	"Design INSIGHT FDRC Formal Design Rule Check Tools," Downloaded from http://www.chrysalis.com/products/FDRC_datasheet.htm on July 1999, pp. 1-3.
	"Datasheet Affirma FormalCheck model checker," 1 page.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	“Datasheet Affirma Coverage Analyzer,” 1 page.
	“SureThing” the Designer’s Workbench,” 2 pages.
	“Twister: Automatic Model Checker Formal Verification of Designs Using Predefined Rules,” 2 pages.
	“0-In Search Data Sheet,” pp. 1-3.
	“0-In CheckerWare Data Sheet,” pp. 1-2.
	“0-In Checker Data Sheet,” pp. 1-3.
	“0-In Design Automation Home Page,” Downloaded from http://www.0-in.com on May 8, 2000, p. 1.
	“0-In Methodology Overview,” Downloaded from http://www.0-in.com/subpages/prodtech/index.html on May 8, 2000, 2 pages.
	“0-In Check,” Downloaded from http://www.0-in.com/subpages/prodtech/0in_check.html on May 8, 2000, 2 pages.
	“0-In Technical Papers,” Downloaded from http://www.0-in.com/subpages/prodtech/0in_related_techpprs.html on May 8, 2000, pp. 1-3.
	“0-In Search,” Downloaded from http://www.0-in.com/subpages/prodtech/0in_search.html on May 8, 2000, pp. 1-2.
	Anderson, T., “Using VCS with White-Box Verification Techniques,” SNUG, San Jose, (2000), pp. 1-9.
	Switzer et al., “Using Embedded Checkers to Solve Verification Challenges,” pp. 1-20.
	Goering, Richard, “Verification Start-Up Seeks Design Intent,” EE Times, (April 24, 2000), 2 pages.
	Morrison, Gale, “Shrinking Design Times,” Electronic News, (May 1, 2000), 3 pages.

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	